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[57] ABSTRACT 
A modified DC-to-AC power converter accomplishes power 
transfer to a load with electrical isolation, zero-voltage and 
zero-current switching. using a transformer core resetting 
mechanism. The power converter contains two switching 
devices, a main device connected in parallel and a secondary 
device connected in series with a transformer primary wind-
ing. A secondary winding of the transformer is connected 
through a two-port resonant link circuit to a resistive load. 
Zero-voltage switching and proper transformer-core reset-
ting are achieved from the resonance that exists between the 
parasitic capacitance of the secondary switching device and 
the magnetization inductance of the transformer. A trans-
former leakage inductance facilitates zero-current switch-
ing; thus, reducing the turn-on switching loss in the con-
ventional main switching device. The switching converter 
contains a lossless clamping circuit, to limit the voltage 
stresses across both of the power switching devices to the 
reflected output voltage appearing across the primary. 
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VARIABLE FREQUENCY CONTROLLED 
ZERO-VOLTAGE SWITCHING SINGLE-
ENDED CURRENT-FED DC-TO-AC 
CONVERTER WITH OUTPUT ISOLATION 
CONITNU1NG DATA AS CLAIMED BY 
APPLICANT 
5 
This application is a continuation-in-part of U.S. patent 
application Ser. No. 08/179,348, filed Jan. 10, 1994, U.S. 
10 
Pat No. 5.434,767. 
BACKGROUND OF THE INVENTION 
This invention relates to power systems and more par-
ticularly to DC-to-AC switching power converters having 




losses. Further, a push-pull topology for DC-to-DC conver-
sion requires at least three windings, two on the primary and 
one on the secondary. 
SUMMARY OF THE INVENTION 
This invention uses a modified single-ended boost con-
verter circuit which is suitable for current shaping and EMI 
reduction applications due to its continuous input current 
The inventive converter provides a step-up or step-down 
output voltage and provides electrical isolation using a 
transformer which requires only two transformer windings, 
i.e. one for a primary side and another for a secondary side. 
The DC-to-AC boost converter topology draws continu-
ous current and is suitable for EMI reduction. It is developed 
from the pulse width modulation (PWM) zero voltage 
switching (ZVS) boost-derived DC-to-DC converter shown 
in FIG. 1 by modifying the control circuit and the output 
power stage. This converter offers output isolation as well as Due to the widespread use of switchmode power supplies, 
utility AC power systems have to deliver power to an 
increasing number of non-linear loads resulting in low 
power factor of the utility systems. These non-linear loads 
create significant electromagnetic interference in the har-
monic currents drawn from the utility power buses. In 
addition to the unnecessary losses in power transmission due 
to the presence of these hannonic currents, the utility 
systems are polluted since conductive and radiated electro-
magnetic interference can propagate and degrade the per-
formance of other sensitive electronic equipments or appli-
ances sharing the same power bus. 
20 
stepped-up or stepped-down AC output voltage with only 
two transformer windings: primary and secondary windings. 
The converter employs variable switching frequency to 
control load power, and the output voltage and current 
produced are symmetrical and sinusoidal, resulting in low 
25 
EMI radiation. 
Conventional approaches use passive line filters to attenu-
ate these interferences. These approaches are no longer 
effective because bulky components are needed to absorb 
the harmonic currents and the fundamental component of the 
currents still have higher RMS value than necessary. 
30 
35 
The preferred remedy for attenuating interference is 
active power factor correction in which switchmode con-
verter topologies are utilized. A boost converter is the best 
topology for this application because it can be operated to 
draw continuous current with much less harmonics, result- 40 
ing in ease of line-filtering and is more effective in the 
reduction of electromagnetic interference (EMI). 
In the conventional DC boost converter topology, power 
transfer to the load is accomplished without electrical iso-
lation from line to output since its output rectifier is a passive 45 
switch which cannot prevent a transformer inserted between 
the rectifier output and load circuit from saturating. The lack 
A main switching device is connected through a choke in 
parallel with the return terminal of the line voltage and one 
terminal of the transformer primary winding. An additional 
secondary switching device is connected in series with the 
other terminal of the transformer winding. The secondary 
side of the transformer is connected through an interface 
circuit to the load. The interface circuit comprises a two-port 
LCC resonant link circuit of one inductor and two capaci-
tors. 
An auxiliary switching circuit is described that consists of 
the additional active switching device in series with the 
primary winding of the transformer. By adding this auxiliary 
circuit across the main switching device, a modified boost 
converter is accomplished to provide step-up or down output 
voltage while achieving electrical isolation between the line 
and the output. 
The additional active switch has parasitic capacitance 
across itself and this capacitance connects in series with the 
magnetization inductance of the primary winding. Due to 
the presence of parasitic capacitance across the additional 
active switch and magnetization inductance of the trans-
former primary winding, resonance occurs within the turn-
off interval of the switch, thus facilitating zero-voltage 
switching. In the same manner, zero-voltage switching also 
of electrical isolation makes it impossible to achieve a 
step-down output voltage in the single stage of power 
conversion. 50 occurs to the main switching device since parasitic capaci-
tance across the device and the magnetization inductance 
form another resonant circuit within the turn-off interval of 
the device. 
Another type of boost converter configurations is the 
push-pull configuration. In the push-pull converter 
configurations, such as the converter described in U.S. Pat. 
No. 4,885,675, an isolation transformer is required to have 
two windings at the primary side and full-wave rectification 55 
at the secondary side so as to operate the transformer 
symmetrically without core saturation. However, the voltage 
stresses on the push-pull switching devices are twice the 
reflected output voltage at either side of the primary wind-
ings. Consequently, the push-pull boost converter will sac- 60 
rifice more costly switching devices in order to achieve the 
same conduction losses yielded from the conventional boost 
converter. For example, a push-pull boost converter with 
nearly unity power factor used in a 200 volt AC system will 
require active switching devices having as high as 1000 volt 65 
breakdown voltage. The on-resistance of such switching 
devices is significantly high, causing more conduction 
The switches are controlled by varying their pulse periods 
or frequency with complementary pulses that are provided at 
a duty ratio of 50%. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of an ideal boost power DC 
converter circuit providing isolation and zero-voltage 
switching; 
FIG. 2 are diagrams of waveforms of input choke current 
ig and voltage drop across S1 of the circuit shown in FIG. 1; 
FIG. 3 are diagrams of waveforms of input choke current 
(i ), reflected load current (i01n), magnetization current (i1,) 
a~d voltage across S2 (vs) of the circuit shown in FIG. 1; 
5,636,106 
3 
FIG. 4 is normalized trajectory of magnetization current 
and capacitor voltage of the circuit shown in FIG. 1; 
4 
FIG. 31 illustrates normalized DC input current as a 
function of normalized switching frequency for the con-
verter of FIG. 22; FIG. 5 are characteristics of ideal ZVS boost converter of 
the circuit shown in FIG. 1; 
FIG. 6 is a schematic diagram of another proposed power 
converter circuit with zero voltage switching, near-lossless 
clamping circuit and output voltage isolation; 
FIG. 32 illustrates normalized peak voltage across switch 
5 Sl as a function of normalized switching frequency for the 
converter of FIG. 22; 
FIG. 7 is a diagram of a waveform for iLm and Ve of the 
circuit shown in FIG. 6; 
FIG. 8 is a state plane diagram of iLm vs. V c for i,,ima..> 1 
of the circuit shown in FIG. 6; 
FIG. 9 is a schematic diagram of another proposed circuit 
with isolation and extended operational duty ratio; 
10 
FIG. 10 are graphs displaying characteristic of Dmin vs. f= 15 
for n=l.0, 0.75, 0.5, 0.25 of the circuit shown in FIG. 9; 
FIG. 11 are diagrams of simulation results for v s2• i
8 
and 
i.u,, for duty ratio 0.5 of the circuit shown in FIG. 9; 
FIG. 12 are diagrams of simulation results for v si, and v s2 
20 
for duty ratio 0.5 of the circuit shown in FIG. 9; 
FIG. 13 are diagrams of simulation results for iLm and v s2 
for duty ratio 0.5 of the circuit shown in FIG. 9; 
FIG. 14 are diagrams of simulation results for i
8 
and v s2 
for duty ration 0.9 of the circuit shown in FIG. 9; 
FIG. 15 are diagrams of simulation results for v sl v s2 and 
v0 for duty ratio 0.9 of the circuit shown in FIG. 9; 
25 
FIG. 33 illustrates normalized peak magnetizing current 
as a function of normalized switching frequency for the 
converter of FIG. 22; 
FIG. 34 illustrates normalized primary RMS current as a 
function of normalized switching frequency for the con-
verter of FIG. 22; 
FIG. 35 illustrates the circuit of FIG. 22 in conjunction 
with a block diagram of a controller suitable for constant 
power feedback control of the converter; 
FIGS. 36A-C illustrate transient voltage and current 
waveforms at a selected power regulation for the converter 
of FIG. 22; 
FIGS. 37 A-C illustrate steady-state voltage and current 
waveforms for the converter of FIG. 22 operating at a 
selected power regulation. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
FIG. 16 are diagrams of simulation results for iLm and v s2 
for duty ratio 0.9 of the circuit shown in FIG. 9; 
FIG. 17 are diagrams of preliminary results from the 
PSPICE simulation of the circuit shown in FIG. 6; 
FIG. 18 are diagrams of experimental waveforms for 
primary current i and v s2 of the circuit shown in FIG. 6; 
An ideal DC-to-DC converter possessing zero-voltage 
switching (ZVS) and output isolation is shown in FIG. 1 and 
designated as 10. Circuit 10 is connected between line or 
voltage source V 
8 
and load R0 • Converter 10 has a choke or 30 inductor L connected at an input terminal to voltage source 
V 
8 
with the other terminal of the choke connected to main 
switching MOSFEI' M1• MOSFEI' M1 is represented by 
diode D1 and switch S1 • 
FIG. 19 are diagrams of experimental waveforms for 35 
input current i8 and v s2 of the circuit shown in FIG. 6; 
FIG. 20 are diagrams of experimental waveforms for the 
output rectifier currenti
0 
and v s2 of the circuit shown in FIG. 
6;and 
FIG. 21 is a block diagram of the active power factor 40 
correction system using ZVS current-fed converter; 
FIG. 22 illustrates an ideal DC-to-AC converter in accor-
dance with the present invention; 
FIG. 23 illustrates steady-state waveforms for the con- 45 
verter of FIG. 22; 
FIG. 24 illustrates steady-state circuit mode configura-
tions for the converter of FIG. 22; 
FIG. 25 illustrates RMS load current as a function of 
normalized switching frequency for the converter of FIG. 50 
22· 
' 
FIG. 26 illustrates average voltage across switch Sl as a 
function of normalized switching frequency for the con-
verter of FIG. 22; 
55 
FIG. 27 illustrates peak voltage across switch Sl as a 
function of normalized switching frequency for the con-
verter of FIG. 22; 
FIG. 28 illustrates peak magnetizing current as a function 
of normalized switching frequency for the converter of FIG. 60 
22; 
FIG. 29 illustrates primary RMS current as a function of 
normalized switching frequency for the converter of FIG. 
22; 
MOSFEI' M 1 is connected in parallel with the circuit 
consisting of source V 8 and the choke L connected in series 
and is connected to a terminal on a primary winding of 
transformer T 1 • MOSFEI' M2 is represented by switch S2 , 
capacitor C and diode D2 that are connected in series with 
the primary winding of transformer T 1 . 
Output transformer T 1 has a magnetizing inductance 
designated as Lm that appears across the primary winding. 
Capacitor C is preferably a parasitic junction capacitance of 
MOSFEI' M2• A control circuit 40 is connected to switch 
MOSFEI' M1 and MOSFEI' M2• Control circuit 40 provides 
complementary pulses v100 and v101 to enable MOSFEI'S 
M 1 and disable MOSFEI' M2 or vice versa. Inductance Lm 
and capacitor C form a series resonant circuit to permit 
switch S2 to be turned on and off when the voltage vS2 
across switch S2 is zero volts. 
Transformer T 1 has a turn ratio of n: 1 and provides 
electrical isolation and energy transfer from the input choke 
L and the voltage source V 
8 
to the output circuit or rectifier 
42. Circuit 42 consists of diode D3 in series with a secondary 
of terminal T 1 and a filter capacitor C. Output circuit 42 is 
connected in parallel with the secondary of transformer T 1 
to load Ro· The value of the reflected output capacitance seen 
from the primary is CcJn2 and is much larger than the 
resonant capacitor C. 
In FIG. 1, i denotes the transformer primary current which 
has two components, a reflected load current (ic/n) and a 
magnetization current iLm. However, only current'i4. con-
tributes linearly to the magnetic flux stored in the trans-
former core. MOSFEI'S M1 and M2 are enabled and ·dis-
FIG. 30 illustrates normalized RMS load current as a 
function of normalized switching frequency for the con-
verter of FIG. 22; 
65 abled so that a resonant phenomenon occurs in the converter 
circuit 10 to provide polarity reversal of ir,,. within every 
switching period. Effectively, this polarity reversal causes 
5,636,106 
5 
the magnetic flux density in transformer T 1 to reset and to 
swing within the linear region of the transformer core 
characteristics. 
Assuming that the circuit 10 is operating in steady state 
and in the continuous conduction mode (ig(t)>O at all times), 5 
waveforms of the converter input choke current (i ) and the 
voltage across switch S1 (vs1) are shown in FIG. 2. keferring 
to FIG. 2, at time IQ, switch S1 is turned on and S2 turned off 
6 
The resonant period T 0 must be properly determined to 
ensure that sufficient time is provided to reset the magnetic 
core in a resonant fashion. From the waveforms of current 
iL,. and voltage v,2 (or vJ shown in FIG. 3, Tr:/2 is the time 
spent in resetting current iLM from Ii:.,,.,... to -I.z,.,_, which is 
equal to one half of the resonant period. This resetting time 
must be less than the time for turning-on of switch S1 (DT,). 
This condition can be expressed as 
To 
- 2- ~DTs 
(1) 
by circuit 40, causing i8 to increase linearly in time and v sl 
being held at zero voltage. At time IQ+DT s• circuit 40 turns 10 
off switch S1 while switch S2 is turned on a little before time 
IQ+DT s to keep current i~ fl.owing smoothly through the 
primary winding of transtormer T 1 thus avoiding a large 
voltage spike. At time, t0 +DT s• the voltage v sl transits from 
zero to nv0 , i.e. the reflected output voltage across the 
primary winding. Voltage v sl remains at nv0 until time IQ+ T, 
15 
when circuit 40 again turns on and off switch S1 and S2, 
respectively. Circuit 40 maintains a small overlapping 
on-time between switches S1 and S2 to ensure current is 
maintains its continuity and deterministic slopes during 
switching transitions of both switches S1 and S2. 
20 If we define the normalized switching frequency, 
fs To (2) 
ro,,,=70 =rs 
In FIG. 3, there is shown a more detailed waveform 
regarding the magnetization and the reflected-load currents 
(iL~ and iJn) in comparison with the input choke current (i8) 
during converter 10 operation. In addition, the waveform of 
the voltage across switch S2 (designated as v a) is shown to 
remain at zero from time t1 until switch S2 is turned on at 
time IQ+DT s to achieve zero-voltage switching. 
Equation (1) can be rewritten as 
25 
During time tQ+DTs~to+T.., the majority of current i8 
contributes to the power transfer from the primary to the 
30 
secondary side of the transformer T 1 which provides the DC 
power to the load circuit Ro· A small portion of current i8 
contributes to the magnetic energy stored in the transformer 
core, which is represented by the magnetization current iL,.. 
During this time interval iL,. is increasing even though 
35 
current i8 is decreasing. Because a majority of current i8 
causes diode D3 to remain forward-biased which results in 
a voltage nVo appearing across inductance Lm. The magne-
tization current iLm increases linearly from a negative value 
to zero and then to a maximum positive value at time IQ+ Ts. 
At time to+ T sC or to) diode D3 is forced to turn-off circuit 
40 
40 enabling switch S1 and disabling S2 resulting in current 
iLM reaching its maximum value designated as iL,. . From 
time IQ+Ts to time t1+Ts (or IQ to t1), inductor Lm and 
capacitor C form a resonant circuit loop due to the conduc-
45 
tion of switch S 1• As can be seen from the waveforms shown 
in FIG. 3, current iLm decreases sinusoidally from its posi-
tive maximum (I~. crosses zero and approaches its 
negative minimum (-Iz...._J, while voltage across C(vs~ 
completes its positive hiliof a sine wave at time t1+T, (or 50 
t1). At time t1+Ts (or t1), antiparallel diode D2 across 
capacitor C becomes forward-biased due to the negative 
current (-ILm~ attempting to charge capacitor C in the 
opposite direction. Assuming that diode D2 is ideal, the 
voltage across capacitor C is clamped to zero and causing 
zero voltage drop across inductor Lm. Consequently, current 
iL,. remains at its negative minimum (-ILm,max) until 
switches S 1 and S2 are turned off and turned on, respectively, 
55 
at time tQ+(l+D)Ts (or t;r=to+DTs). 
From the waveforms of current iL,. and voltage v,2 (or vc 60 
for simplicity) shown in FIG. 3, their normalized trajectory 
( 
iL,,.ZO Ve ) 
--nv;- versus n Vo 
can be constructed as shown in FIG. 4. The following 
quantities are defined for convenience: 
65 
Ol.s~2D (3) 
Equation (3) is characterized by the lower right triangular 
area shown in FIG. 5. If the selected CO,.s and D pair is 
located within the triangular area, the core-reset mechanism 
as well as zero-voltage switching of voltage v s2 can be 
achieved successfully without saturating the core of trans-
former T 1• To facilitate the selection of switching of switch-
ing device S2 with proper voltage ratings, one needs to 
characterize the relative voltage stress (V s2,maln V 0 ), 
From the current iL,. waveform depicted in FIG. 3, the 
change in the magnetization current when switch S2 is on 
from time to+DT s to time to+ Ts is 2ILm."10X" Therefore, we 
can write 
Ju...,-
iLm(f-0 +Ts)- iu.(f-0 + DTs) (4) 
2 
1 nVo 
2 -y;;;- (1-D)Ts 
In terms of normalized quantity, (4) can be rewritten as 
or 
lnIJK,_='12(1-D)T,ffio (5) 
From the state-trajectory shown in FIG. 4, the normalized 
capacitor voltage of capacitor C, 
Vsz 
Vnc= nVo 
is maximum when current inLm reaches zero. Since the 










From (7), relationship of cons versus D can be plotted for 
several values of Vnc,max as shown in FIG. 5. The design 
curves shown in FIG. 5 aid in finding a maximum cons that 
will yield the minimum voltage stress Vnc.m= an assigned 
duty ratio. Alternately, given a duty ratio, equations (3) and 
(6) may be solved to give values of cons and V nc,max that can 
then be used to calculate the values for inductor L and 
capacitor C. 
Zero-voltage-switching for both switches S1 and S2 is 
achieved if the increasing rate of the magnetization current 
is faster than the decreasing rate of the input choke current 
iq shown in FIG. 1. This can be accomplished at either under 
light load conditioned or by decreasing the magnetization 
inductance. 
During the recovery time of the output rectifier 42, its 
recovery current will contribute to the fast increasing of the 
magnetization current and the slow decreasing of the input 
choke current through the conducted switch S2• When the 
recovery current vanishes, the magnetization current will 
have already reached its positive maximum while the input 
choke L will have reached its negative minimum. 
After the output diode rectifier D3 is in a blocking state, 
the magnetization current will circulate through diode D1 
and switch S2• During this time, the magnetization current 
latches at its positive maximum and the input choke L 
current increases. The diode D1 remains conductive as long 
as the magnetization current is greater than the input choke 
current, thus providing zero-voltage switching for switch S1• 
Sacrificing recovery loss, zero-voltage switching is achieved 
for both switches S1 and S2 in this manner. 
Another proposed circuit of the zero-voltage switching 
boost converter with isolation is shown in FIG. 6 and 
designated generally as circuit 50. Circuit 50 includes the 
series combination of the voltage source V 
8 
and inductor L 
connected in parallel with MOSFEf M1 to transformer T 1 
primary winding. Circuit 50 also includes the MOSFEf M2 
connected in series between transformerT 1 primary winding 
and a common terminal of voltage source V 8 and operates as 
previously described in FIG. 1. The secondary of trans-
former T 1 is connected to output rectifier 42. 
A diode D5 is connected in series with capacitor C8 across 
MOSFEf M 1• A switch S3 is connected in series with diode 
a D4 across the transformer Tl primary with a junction 
intermediate diode D4 and switch S3 connected to a junction 
intermediate diode D5 and capacitor Cs-
8 
In practice, to assure that the input choke Lis never open 
circuited, both of the switches S 1 and S2 should have a small 
amount of overlap in their on-times. When S1 is off, S2 and 
S3 are turned on. The on-state of S2 allows the energy 
5 transfer from the input circuit (Land V 8 ) to the output circuit 
via transformer T 1• Switch S3 is turned on (within the 
turn-off interval of S1) by controller to regulate the voltage 
across the snubber capacitor C8 to the reflected output 
voltage across the primary winding oftransformerT 1• When 
10 
the circuit responses reach their steady states, the voltage 
across capacitor C8 settles at nV0 • 
The minimum duty ratio that allows just sufficient core-
resetting mechanism is determined by the magnetization 
current iLm and the voltage across S1 and S2 (V ,1 and y,2, 
respectively). From FIG. 6, i denotes the transformer pri-
15 mary current which has two components: the reflected load 
current ijn and the magnetization current iLm. To analyze 
the response due to the magnetization current that only 
contributes to the magnetic flux in the transformer core, the 
reflected load current has been excluded from current i. 
20 Hence, the waveform of current iLm to be shown will 
proportionally represent the magnetic flux accumulated in 
the core. Typical normalized waveforms of voltage V nc and 
current iLm are shown in FIG. 7. 
Referring to FIG. 7, at time t=t4>, S2 is turned off in a very 
25 short time after turning on of switch S1, resulting in the 
magnetization current iLm to resonantly decreasing from ILm 
max while the input choke current is linearly increasing 
through switch S1• Current iLm charges capacitor C and 
causes vc to resonantly increase. At time t=t1, vc26 is 
30 clamped to the voltage across capacitor C 8 which is equal to 
nV0 by the forward bias of diode D4 • From this time, iLm 
decreases linearly. 
At time t~, current iLm reaches zero and diode D4 is 
naturally turned off, resulting in the resonant discharge of 
35 capacitor C through the magnetization inductance Lm and 
S1• During this time, current iLm becomes negative. When 
voltage v c decreases to zero at time t=13, the negative 
magnetization current will cause diode D2 to conduct and 
current iLm is latched at ILm,min through diode D2 and switch 
40 S1 • Voltagevcremains at zero during this time. The sustained 
conduction of diode D2 allows switch S2 to be turned on at 
zero-voltage. Later, switch S1 is turned off at time t=t4 while 
switch S2 has just been turned on. From this time, voltage 
across switch S1, v,1, is first clamped to the voltage across 
45 capacitor C8 and then clamped to the reflected output 
voltage nV0 • Without capacitor C8 and diode D5 , vs1 could 
have high frequency ringing transients due to the resonance 
between the parasitic capacitance across switch Sl and the Switches S1 and S2 are operated in a complementary 
fashion by controller 40. Diode4 , switch S3 , diode D5 and 
capacitor C8 form an almost lossless snubber circuit that is 50 
used to suppress or clamp the switching transient voltages 
across S1 and S2• By selecting a proper value for capacitor 
C8 , the current rating of switch S3 can be made much 
smaller as compared to the size and current ratings of power 
switches S1 and S2 • 
leakage inductance of the transformer. 
From time t4 to ts, current iLm linearly increases from 
ILm,min to ILm = Within this time interval, switch S3 is 
turned on to discharge the excess voltage across capacitor 
C8 to the output circuit via transformer T 1• Thus, capacitor 
C8 never has its voltage run away. At time t=t5 , S1 is turned 
55 on to complete one switching cycle. 
Capacitor C is a parasitic component across the switching 
MOSFEf S2 which has very small capacitance as compared 
To reset the transformer core properly, the circuit 50 must 
operate at a duty ratio above some minimum duty ratio, 
Dmin· For the sake of convenience, the voltage is normalized 
v0 by nV0 and the current iLm is normalized by (nV0)f'Zo 
60 where Zo=IL;;JC. 
to capacitance of capacitor C8 • Inductance Lm is the mag-
netization inductance appearing at the transformer T 1 pri-
mary. Inductance Lm and capacitor C form a resonant tank 
circuit which makes zero-voltage switching possible. Trans-
former T 1 provides electrical isolation and energy transfer 
from the input choke L and the voltage source V 
8 
to the 
output circuit or rectifier 42 which consists of diode D3 , 
capacitor C0 and load resistor R0 • The reflected output 65 
capacitance C
0
n2 is much larger than snubber the capaci-
tance C8 . 
The trajectory of the normalized current LnLm versus the 
normalized voltage Vnc are depicted in FIG. 8. Utilizing the 
geometry of this trajectory, two cases are analyzed to 
determine the minimum duty ratio Dmin. 
In the case where inL.m.rna.? 1, to operate the transformer 
core without magnetic saturation, the average voltage across 
the transformer primary winding must be zero over a switch-
5,636,106 
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ing period. Mathematically, this constraint may be written 
as, 
A [I :vs1dt-I :v~t]=~s1-~c=O 
(8) 
where Vsi is the voltage across switch S1, Ve is the voltage 
across switch S2 and capacitor C(see FIG. 6) and the 
over-bar denotes average value of the variables. Since the 
average voltage over a switching period across an inductor 
is zero, the volt-second balance across the input choke L 
yields 
Ys1=(l=D)nV0 (9) 
Utilizing the waveforms shown in FJG. 7 and the state plane 
trajectory in FIG. 8, it can be shown that 
(10) 
10 
Diode D5 , connected in parallel with switch S3, represents 
a MOSFEf M3 connected in series with a capacitor CA 
across MOSFEf Mi. The parallel combination of switch S6 
and diode D6, representing MOSFEf M6 , is connected from 
5 one terminal of the primary winding of transformer T 2 to a 
capacitor CB. The other terminal of capacitor CB is con-
nected to the junction of capacitor CA and switch S3• Output 
rectifier circuit 82 is connected to the secondary of trans-
former T 2 • Rectifier circuit 82 includes diodes D7 and D8 
10 
connected in a full wave rectifier configuration with capaci-
tor C0 and load R0 • The full wave rectification requires a 
tapped secondary winding of transformer T 2 • The main 
power transfer is accomplished by the conduction of diode 
D1· 
Modified circuit 80 utilizes a transformer T 2 having an 
15 auxiliary winding NA having a fewer number of turns than 
the secondary winding N8 • As a result the turn ratio NA:Ns= 
n1:n2 is less than unity to extend the minimum operational 
duty ratio below 0.5. Note that n1 is the turn ratio from the 
\I (~Ts(l-D,,.;,,)-1)2-1 + ~ 20 
primary to the secondary winding, and n2 is the turn ratio 
from the primary to the auxiliary winding. Switches S6 and 
S2 are controlled with complementary driving signals and, in 
for f,.. < 2111(2 + 7t) 
Equation (10) is derived from the following relations: When 
~ approaches unity, the following limiting values are 25 
obtained 
practice, should not have an overlap on-time between them. 
However, to achieve zero-voltage switching across switch 
S2 • S6 must be turned off at least Tc/4 seconds before S2 
turns on, where T 
0 
is the resonant period forming by Lm and 





21t I J.,=2+1t 
i.i.,...,,-+l 
J.s = _7t_ airl 
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In the case where inLm.max~ 1, the trajectory of voltage v nc 50 
and current inLm is shown in FIG. 4. Using the geometry of 
this trajectory, the minimum duty ratio can be expressed as 
~I To f.s 
Dm1n=--:r;- = 2Ts =-2-
(12) 
for f,,;>2:rr/(2+7t). Expressions for Dmin given by (10) and 
(12) are plotted versus the normalized switching frequency 
in FIG. 10 where the top line denotes our case (n=l). 
55 
signals but they should have overlapping conduction times. 
Switch S6 limits the voltage across capacitor CB such that it 
does not deviate from (n2 V 0-ni V 0) while switch S3 limits 
the voltage level across capacitor CA not exceeding above ni 
V 0 volts. As usual, capacitors CB and CA are assumed to be 
much larger than capacitance C, the parasitic capacitance of 
S2 • We can calculate the minimum duty ratio Dmim given by 
the following equation for inL.max >1: 
,_ nl ~Ts[> · = sin-1 [ l 
1i2 ~Ts(l - D...,)- 1 
~( ~~ ~Ts(l-D...,)-1) 
2 
-1 
for/.,< ( 2 2 ) 
1t(ni/n2) + 1 
and for inL.max<l 
f.s 2 
D,,.;,, =-2- , forfns >--2,......::;---





where and inL=iLz.J(n1v0 ) and Vnc=VJ(n1V0). Using the 
expressions given by (13) and (14), we can plot the char-
acteristic curves for Dmin versus fn.- FIG. 10 shows these 
characteristics for n,=1.0, 0.75, 0.5, 0.25, where n=n/n2 • 
The converter shown in FIG. 1 was simulated at the duty 
ratio of 0.5 and 0.9 respectively. The following component 
values were used in the simulation: 
Input voltage, V 
8
=160 V 
Input choke. L=lOO uH FIG. 9 shows another modified version of the basic 
converter circuit that was introduced in FIG. 6 and is 
designated as 80. Circuit 80 includes inductor L connected 
in parallel with MOSFEf M1 to transformer T 2 • Circuit 80 
also includes MOSFEf M 2 connected in series between the 
primary winding of transformer T 2 and the common termi-
nal of voltage source V
8
• MOSFEI' Mi and MOSFEf M2 
are represented by components as previously described in 
FIG. I. 
60 Parasitic capacitance, C=800pF 
Transformer turns ratio, nP:n8=l:l 
Transformer magnetization inductance, Lm=l mH 
Load resistance, R0 =160 ohm 
Output filter capacitance, C0 =100 uF 
65 Switching frequency, f8=100 kHz 
FIGS. 11, 12 and 13 show the simulation results of the 
converter responses for the duty ratio of 0.5. FIG. 11 
5,636,106 
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provides the voltage across switch Sz(v s2), the input choke same time, the magnetization current decreases from its peak 
and the magnetization currents (ig and iz,,,). The figure to zero and becomes negative. Once the voltage across 
indicates that the converter is operated in the continuous switch S2 reaches zero and the magnetization current is 
conduction mode. negative, the body diode across switch S2 is turned on and 
In FIG. 12, there is shown the voltages across switches Si 5 latches the current from time ti to ~· In FIG. 19 there is 
and S2 (v si and v .a). In this figure, voltage v si and v s2 have shown the input choke current and the voltage across switch 
the overlap on-time which can be observed from the over- S2• In light load conditions the input choke current can 
lapping time-intervals of zero voltage of the both switches. decrease from its positive peak down to zero and become 
Additionally, zero voltage switching of switch S2 can be negative. The negative portion of the input choke current 
verified from this figure. 10 occurs due to the recovery current of the output rectifier that 
In FIG. 13 there is shown a more detailed waveform of the is reflected to the primary. 
magnetization current (iz,,J with voltage vs2 as the reference The current through the output rectifier is shown in FIG. 
waveform. Current iiln swings between -800 and 800 mA 20. Notice that the magnetization current has also built up to 
and the shape of its waveform is in agreement with the some positive value when the output rectifier is in transition 
theoretical waveform. The steady-state output voltage, 15 from the reverse recover to its blocking state. The positive 
which is not shown here, settles at 320.6 volts as expected. magnetizing current will cause diode Di across switch Si to 
In FIGS. 14, 15 and 16 there is shown the simulation naturally conduct, allowing the input choke current to build 
results of the converter responses for the duty ratio of 0.9. up linearly even though switch Si is not turned on. Since the 
FIG. 14 gives the waveforms of v s2 and iz. The average input choke current is less than the magnetization current 
current for iz is approximately 115 amps. 20 (latched due to conduction of diode Di and switch S~, the 
In FIG. 15 there is shown voltage v si and v s2' Again, the conduction of diode Di will be sustained and overlap with 
zero-voltage switching of switch S2 is confirmed when v s2 the conduction of switch Si. Thus, the duration of current 
has its zero voltage before S2 is turned on (or Si is turned increasing is longer than the duration of the on-time of 
off). switch Si. As a result, the recovery duration of the output 
Finally, in FIG. 16 there is shown current iiln and voltage 25 rectifier becomes beneficial because zero-voltage-switching 
v s2• Similarly, current iLm swings between -800 and 800 mA is established across switch Si before it is turned on. Finally, 
and has its waveform very close to the ideal waveform the converter can fully operate with zero-voltage-switching 
predicted from the theory. for both switches Si and S2 as described previously. 
A computer simulation of the circuit shown in FIG. 6 was · In FIG. 21 there is shown a system block diagram 
carried out at 1 kW output load to demonstrate the zero- 30 incorporating the converter circuit 50 shown in FIG. 6. In 
voltage switching capability of the converter. The following circuit 50, switches Si, S2 and S3 being MOSFEfS are 
are the component values used in the simulation. enabled by switching processing circuit 112 at the time 
Input voltage, V q=160 V intervals previously discussed. The input voltage of the 
Input choke, L=lOO µH converter is the rectified sine wave vz(t) obtained from the 
Parasitic capacitance, C=800 pF 35 output of the full-bridge rectifier 110 connected to an ac 
Snubber capacitance, Cg=O.l µF source. The ac input of the full-bridge rectifier 110 can be the 
Transformer turns ratio, nP:ns=l:l utility bus voltage having the frequency of 60 or 50 Hz. 
Transformer coupling coefficient, k,,=0.999999 The output of rectifier 110 is fed to circuit 50 to produce 
Transformer primary leakage inductance, Li =1 µH output voltage V 0 • The output voltage V 0 of circuit 50 is 
Transformer magnetizing inductance, Lm=l fuH 40 scaled down through .circuit Ks and impedance Zi and 
Load resistance, R0 =160 Q compared to the reference voltage V REF· The comparison 
Output filter capacitance, C0 =l0 µF difference is amplified and low pass filtered with amplifier 
Duty ratio, D=0.6 117 to yield the voltage error VEA which has its steady DC 
Switching frequency, fs=lOO kHz voltage superimposed with the negligible ac component in 
In FIG. 17 there is shown the preliminary simulation 45 the steady state. 
results of the voltage across snubber capacitor Cg (vcBin the The voltage error VEA is modulated in device 118 by the 
lower plot) and the voltages across switches Si and S2 (v si rectified sine wave sampled from the pulsating input V sin(t) 
and V s2 in the upper plot, respectively). The voltage across =Vg(t). The modulation output becomes the controlled cur-
capacitor CB (vcB) is observed to remain at a level around rent (IMu0 which is proportional to the product ofVsm and 
the reflected output voltage. The voltage across switch S2 50 VEA' The product CRs+Rc)xIMuL is used as the dynamic 
(the added switch), V s2• reaches and remains at zero voltage reference waveform of which the sinusoidal envelope is 
before switch S2 is turned on. Thus, the zero-voltage turn-on tracked by the scaled input current R...xiz using the average-
is achieved. The voltage across switches Si and S2 aid in current mode controller 120. The averaged tracking error 
verifying that the switches are never turned off simulta- Vee• the output of the controller 120, is fed to the pulse-width 
neously. When switch Si is turned off, switch S2 is already 55 modulator circuit 122 which delivers the PWM switching 
on and the voltage across switch Si is clamped to voltage signal as the output to circuit 112. Circuit 112 responds to the 
V cB· This confirms that the voltage stresses of the switches PWM switching signal to control the on and off time 
are limited to the reflected output voltage. intervals of switches Si, S2 and S3 , as previously described. 
Preliminary results from the experimental setup at very In the active power factor correction (APFC) mode using 
light loads are shown in FIGS. 18, 19, and 20. FIG. 18 shows 60 the conventional boost converter, a PWM (pulse width 
the current through the primary winding of the transformer modulation) signal can be used to control the main power 
and the voltage across switch S2 • In this case, the voltage switch directly. In this application of the proposed converter, 
across switch S2 is below the voltage across capacitor CB switching signal processing circuit 112 is needed addition-
because the normalized magnetization current is less than ally to provide three switching voltages, vzsi• vzs2 and vzs3 
unity. This case occurs only at light load conditions. When 65 which are used to control the MOSFEfS M1' M2 and M3 
switch S2 is turned off, the voltage across it increases respectively. The switching voltages v zsi and v gs2 are almost 
sinusoidally to its peak and then decreases to zero. At the complementary with some small overlapping on-time and no 
5,636,106 
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overlapping off-time. The switching voltages v gsl and v gs3 
are also almost complementary with sufficient overlapping 
off-time and no overlapping on-time. 
The PWM signal is designed to have the minimum duty 
ratio of 0.55 and the maximum duty ratio of 0.95. The 
limited range of the operating duty ratio will provide the 
satisfactory system performance and the effective core-reset 
mechanism within the transformer T 1• 
In addition, the switching signal processing circuit should 
be capable of shutting down all the switching signals (V gs!' 
V gs2 and V gs3) to zero voltage in the event that the PWM 
input signal disappears. This automatic shut-down mecha-
nism will ensure that none of the power MOSFETS is 
latched-on during the absence of the PWM signal. Since the 
voltage loop-gain bandwidth of the APFC system is depen-
dent very much on the meansquare of the rectified input 
voltage, v g(t), the feed forward of the quantity proportional 
to the inverse of the mean-square of v g(t) is used to reduce 
the variation of the loop gain bandwidth within a certain 
range of the ac input amplitude. Therefore, the controlled 




where k=0.0031936 is used in the simulation. 
14 
the switches, Sl and S2, and the magnetizing inductance of 
the transformer primary winding. When the switches operate 
in a complementary fashion at 50% duty ratio, the power 
transferred to the load is controlled by varying the switching 
5 frequency within a specified range. 
FIG. 22 shows the ideal DC-to-AC converter with ZVS 
and output isolation. Switch Sl and diode Dl belong to 
switching power MOSFEf, Ml. Switch S2 and diode D2 
belong to switching power MOSFEf, M2. M2 is connected 
10 
in series with the primary winding of transformer Tl. The 
transformer Tl has magnetizing inductance, Lm across the 
primary winding whose leakage inductance is neglected for 
simplicity. All diodes and switches are assumed to be ideal. 
Capacitors C 1 and C2 across switches Sl and S2, 
respectively, may be parasitic or components added to make 
15 ZVS possible. In a given switching period, Lm and C1 (or 
C2) form a parallel resonant circuit. 
Transformer Tl provides electrical isolation and energy 
transfer from the input choke, L, and the voltage source::' fl 
to the output circuit, which has the LCC resonant-JinJ.c 
20 (L..,CP, and Cs) and output-load resistor, RL. 
The symbol iP denotes the transformer primary current 
and has two components, namely, the reflected current. IJn, 
and the magnetizing current, iLm. Assuming that the mag-
netic :flux in the transformer core varies linearly with the 
25 magnetizing current, the resonance phenomenon that takes 
place in the converter circuit enables ZVS, causing the 
magnetic :flux density to become stable and swing about the 
average value within the linear region of the transformer 
The average-current mode controller amplifies the actual 
tracking error V 1e and provides the frequency compensated 
30 
tracking error Vee as the output The transfer function 
core characteristics. 
Assuming steady-state operation in continuous conduc-
tion mode (ig(t)>O, for all time), the input choke current, ig, 
the switch voltages V si and V s2' the magnetizing current, 
iLm, and switch Sl control signal are shown in FIG. 23, with 
T as the natural period of the circuit resonant frequency, and 
V ee(s)N 1e(s) is 
v,.(s) Zu•(.s) --=-- +lwbere vi<(s) R1 




The DC output voltage is scaled down by a factor of 
Ks=0.012582 and is low-pass filtered by the voltage com-
parator of which the transfer function is given by 
where, 
v..,(s) 




35 Ts as the controlled switching period. FIG. 24 shows the 
converter circuit mode sequence in steady state. At time t0 , 
switch Sl is turned on and S2 is turned off, causing ig to 
increase linearly in time, and V si to remain at zero voltage. 
As shown in circuit mode Ml, which occurs from t0 to tH Lm 
40 and C2 form a resonant circuit, and iLm and V s2 resonate 
sinusoidally as shown in FIG. 23. Current iLm drops from 
iLMMAX to iLMMIN as V s2 goes through the positive half-
cycle. In mode M2, D2 naturally turns on, causing V s2 to stay 
at zero voltage, while the transformer primary current, iP, 
45 goes negative. Magnetizing current iLm stays at the mini-
mum from t1 to ti in mode M2. Mode M3 starts at ti when 
Sl is turned off and S2 is turned on with ZVS. From ti to~' 
Lm and C1 form a resonant circuit, and current iLm increases 
sinusoidally from minimum to maximum, as v sl goes 
50 through the positive half-cycle. The input current drops from 
peak to minimum and begins to rise again at the end of 
circuit mode M3. At ~' iP is positive and greater than ig, 
while Vs1 is at zero, causing D1 to conduct naturally and 
circuit mode M4 to begin. From ~ to t4 , iLm stays at 
55 maximum, while ig continues to increase, and V si is 
clamped at zero voltage until Sl turns back on at TS+t0 to 
repeat the cycle. 
For simplicity, the input choke and the input voltage 
source were substituted by a constant-current source. This 
60 simplified model leads to specific applications in which the 
constant-current source is obtained from a current-mode 
controlled buck converter at the front end of the DC-to-AC 
converter. Numerical analysis of the complete circuit with 
The ZVS DC-to-AC converter is derived from the DC-to-
DC boost converter of FIG. 1 by replacing the rectifier 
output circuit with an interface circuit comprising a two-port 
LCC resonant-link circuit made up of L.., CP and Cs as 
shown in FIG. 22. The output port of the LCC resonant-link 65 
circuit is terminated in a resistive load, Rv The ZVS occurs 
during the resonance of the switch parasitic capacitance of 
the input choke and the input voltage is lengthy and time 
consuming. Therefore, the circuit with a constant-current 




the DC characteristics are different from those obtained from 
the converter driven by an ideal current source in that the 
amount of power transferred increases with the switching 
frequency. On the other hand, the power transferred to the 
Differential equations (1) through (6) describe the large 
signal behavior of the converter in FIG. 22. A FORTRAN 
program was used to simulate the steady-state response 
using equations (1) through (6) and a PSPICE program was 
used to verify the FORTRAN program results. The math-
ematical signs ' A' and ' v' in equations ( 1) through ( 6) stand 
for 'AND' and 'OR', respectively. 
5 load increases with decreasing switching frequency in the 
voltage-driven converter. The DC characteristics of the 
voltage-driven converter can be derived from those of the 
y[(Vsl = 0) A(lg- iu-iL/n < 0)] 
otherwise 
v [(Vs2 = 0) A (iu + ir,/n < O)] 
otherwise ) 
diu = l ~ if(S20N) ) 
dt Vs2 
-r;;;- otherwise 




dvcp iu Vcp 








current-driven converter. By making the DC average volrage 
across switch Sl constant, a current-driven converter 
After obtaining good correlation between the FORTRAN 
and PSPICE program results, the Fortran program was 
modified to generate various steady-state characteristics 
shown in FIGS. 25 through 29. 
The normalized switching frequency, fn., is defined as the 
ratio of the circuit switching frequency, fs, to the natural 
frequency f,., of the Lm-C1 circuit loop, where 
35 behaves like a voltage-driven converter. Therefore, the DC 
input current response per volt of driving input voltage for 
a given frequency range can be computed from the multi-
plicative inverse of the characteristics shown in FIG. 26, 
where the multiplicative inverse of a number x is 1/x. Then 
-1 
f,. = (2II \j L,,.C1 ) 
40 the resultant DC input current characteristics is normalized 
as shown in FIG. 31. 
Note that ZVS occurs only when the switching frequency is 
below peaking frequency at each load condition, i.e., fns<l,4 
for load resistance>400 ohms in the characteristics shown in 45 
FIGS. 25-29. 
The range of the switching frequency for ZVS is numeri-
cally computed from the characteristics shown in FIGS. 25 
and 26. The mathematical condition for ZVS is that the 
calculated converter efficiency must be unity or very close to 50 
unity, otherwise the converter loses the ZVS capability when 
the efficiency drops below 99%, resulting in the derivative 
relative to switching frequency changing abruptly at either 
end of the frequency range. After inspecting the computed 
efficiency (of greater than 99% ), the normalized frequency 55 
range for ZVS is between 0.8 and 1.4 for the load range of 
about 200 to 2,000 ohms. The ZVS frequency range can be 
used for controlling the power flow to the load with the 
power ratio (maximum load power divided by minimum 
load power) of at least 10 for each load resistance. 60 
The disclosed DC-to-AC converter was initially devel-
oped for a voltage source at the input, thus making the input 
current, i8 , to be one of the converter response state vari-
ables. In this design, the steady-state response depends upon 
the input voltage, the switching frequency, and the converter 65 
load condition. In the converter of FIG. 22, the normalized 
switching frequency below 1.4 will result in ZVS. However, 
The steady-state characteristics for the voltage-driven 
converter were obtained from multiplying the current-driven 
converter responses shown in FIGS. 25, 27 through 29 by 
the input current per volt of driving input voltage computed 
from characteristics shown in FIG. 26. Plotted as shown in 
FIGS. 30 and 32 through 34 are the voltage-driven converter 
characteristics. The normalized quantities are introduced in 
the characteristics to simplify the numbers. All current 
responses are normalized to V f4 and all the voltage 





The following parameter values were used in the con-
verter simulations: 
18=0.5 A, C1=C2=1600 pF, Lm=l mH, 
Ls=l.225 mH, Cs=l5.05 nF, CP=2.65 nF, 
R0 =2,000 Ohms, n=l, 
and for voltage-driven converter L
8
=20 mH. 
The simulation results are listed in Tables I and II where 
V cmax is peak voltage across switch Sl, V cave is average 
voltage across switch Sl, and IOnns is RMS load current. 
The current-driven converter shown in FIG. 22 was 
simulated in PSPICE to verify the results obtained from the 
Fortran program. The PSPICE and FORTRAN simulation 
results are presented in Table I where good correlation 





The voltage stress across the switches can be made almost 
identical by selecting the same specifications of their ratings 
and parasitic components and by assigning L8 i?: lOLm. 
The steady-state analysis was based on two converter PSPICE AND FORTRAN SIMULA'.TION RESULTS 
FOR CURRENT-DRIVEN CONVERIER 
5 models, namely, voltage-driven and current-driven models. 
Switching 
Frequency Responses 










The steady-state characteristics of the current-driven con-
verter were derived by numerical analysis and used to 
generate the voltage-driven converter steady-state charac-
teristics. The analysis showed that the DC-to-AC converter 
Io.,,,. 183.6mA 
180 kHz Vem.x 592kV 
181 mA 
5.9kV 
10 can be operated with either a voltage source or current 
source. 




The DC-to-AC converter switching model was incorpo-
rated into a closed-loop, constant-power regulation control 
scheme to demonstrate the potential applications of the 
The voltage-driven converter PSPICE and FORI'RAN 
simulation results are presented in Table II. Like Table I, 
Table II shows good correlation between the PSPICE and 
FORI'RAN simulation results for the voltage-driven con-
verter. 
15 converter in ultrasonic transducer drivers, low-loss FM 
transmitters, high-voltage DC-to-DC converters, and elec-
tronic ballasts. The simulation results of the closed-loop 
system reveal excellent performance. Because of the ZVS 
operation, the proposed converter is also attractive to RF 
TABLE II 
20 applications. 
PSPICE AND FORTRAN SIMULATION RESULTS 
FOR VOLTAGE-DRIVEN CONVER1ER 
This concludes the description of the preferred embodi-
ments. Areading by those skilled in the art will bring to mind 
various changes without departing from the spirit and scope 
of the invention. It is intended, however, that the invention 
Switching PSPICE Numerical 
Frequency Responses Results Results 25 only be limited by the following appended claims. 
What is claimed is: 
125 kHz Vem.x 
(V. = 132V) Vc.v. 
Io-. 
186KHz Vem.x 











1. A power converter circuit for converting a DC voltage 
level across a power and a common terminal of a voltage 
source to a controlled AC voltage level when supplying a 
30 load, the circuit comprising: 
Io-. 67.78 mA 67.8 mA 
A typical control block diagram using the proposed con-
verter for constant power feedback control is shown in FIG. 
35. The output power is regulated to 40 watts using the 35 
integral feedback to program the voltage-controlled oscilla-
tor (VCO). The VCO output provides two complementary 
driving signals which control the power stage switches Sl 
and S2. The natural frequency of the parallel tank circuit, 
formed by Lm-C1 (or Lm-C2 ) and Ls-Cp-C..., is above the 40 
maximum switching frequency to facilitate ZVS. The 
switching frequency used in the control is always above the 
resonant frequency of the Ls-Cp-Cs circuit for a specified 
load range. Consequently, the control circuit reduces its 
driving switching frequency in order to increase the power 45 
transferred to the load and vice versa. 
Shown in FIGS. 36a-36c are simulation results of the 
closed-loop system response. The waveforms in the middle 
frame, FIG. 36b, show the load power regulated to the 
reference input power. Signals labeled V(3102) and V(2004) 50 
correspond to the load and reference power, respectively. 
FIGS. 37a-37c show the steady-state waveforms 
extracted from FIGS. 36a-36c. The voltages across the 
shunt switch Sl (Vs1=V(6)) and the series switch S2 (Vs2= 
V(60)) are depicted in the top frame, FIG. 37a. These 55 
voltages indicate that the ZVS of the switches coincide. The 
bottom frame, FIG. 37c, shows the input and load current 
waveforms. The load current waveform is very close to 
being sinusoidal due to the filtering effect of the Ls-Cp-Cs 
circuit 60 
A new zero-voltage switching, single-ended, current-fed 
DC-to-AC converter with output isolation, its basic circuit 
operation, and its steady-state analysis have been presented. 
It has been shown that the basic circuit topology can be 
implemented using only two controlled switches: one switch 65 
in parallel with the DC current source, and the other switch 
in series with the primary winding of the output transformer. 
an input choke having an input and an output terminal, 
said input terminal being connected to the power ter-
minal of the voltage source; 
a main switching means comprising a first switch and a 
parallel connected diode between the output terminal of 
the choke and the common terminal for selectively 
establishing a current through said choke from said 
voltage source; 
a transformer having a primary and a secondary winding, 
said primary winding having a first and a second input 
terminal, said first input terminal being connected to 
said output terminal of said choke; 
a secondary switching means connected between the 
second input terminal of the transformer and the com-
mon terminal for selectively establishing a current 
through said transformer primary winding, said sec-
ondary switching means comprising a parallel combi-
nation of a capacitor, a diode and a second switch 
connected between said second input terminal and the 
common terminal; 
a non-rectifying output interface circuit coupling said 
secondary winding of said transformer to the load; and 
means for complementarily enabling and disabling said 
main and said secondary switching means to control 
current through the transformer primary winding. 
2. The power converter circuit as recited in claim 1 further 
comprising: 
a first diode connected in series with a second capacitor 
across the output terminal of the input choke and the 
common terminal of the voltage source, said first diode 
and second capacitor forming a main junction therebe-
tween; 
a second diode coupled between the main junction and the 
second input terminal of the primary winding; and 
a third switching means connected between the junction 
and the output terminal of the input choke for suppress-
5,636,106 
19 
ing any transient voltages across the main and second-
ary switching means when current is varied through the 
transformer. 
3. The power converter circuit as recited in claim 2 further 
comprising means for enabling and disabling the third 5 
switching means to regulate the voltage across the second 
capacitor to a reflected output voltage across the primary 
winding input terminals. 
4. The power converter circuit as recited in claim 3 further 
comprising: 
a third capacitor connected between said second diode 
and said main junction; and 
10 
a fourth switching means connected in parallel with said 
second diode for limiting the voltage across the third 
capacitor to be within a predetermined range. 15 
5. The power converter circuit as recited in claim 4 
wherein said third switching means limits the maximum 
voltage level across the second capacitor to a predetermined 
level. 
6. The power converter as recited in claim 2 further 20 
comprising: 
means for comparing an output voltage across the load 
with a reference voltage to produce a voltage error 
voltage; 
means for modulating the error voltage with the voltage 
source to produce a tracking error voltage; and 
25 
20 
pair of capacitors, at least one of said pair of capacitors being 
coupled in parallel with the load. 
9. A power converter circuit regulating power to a load 
comprising: 
an input choke coupled to a direct current voltage source 
having a power and a common terminal, said choke 
having a first terminal connected to the power terminal; 
a main switching means coupled in series circuit between 
a second terminal of the choke and the common ter-
ruinal of the source for drawing current through the 
choke; 
a transformer having a primary and a secondary winding, 
said primary winding having a first terminal coupled to 
a junction between said main switching means and said 
input choke; 
a second switching means serially connected between a 
second terminal of said primary winding and of the 
voltage source; 
a two-port resonant link circuit coupling the secondary 
winding to the load; and 
means for enabling and disabling said first and second 
switching means to vary the effective direction of 
magnetizing current through said transformer primary 
winding. 
10. The power converter as recited in claim 9 wherein said 
enabling means enables and disables the second switching 
means when a voltage level across said second switching 
means is about zero volts. means for enabling and disabling the main and secondary 
switching means in response to the tracking error 
voltage. 
7. The power converter of claim 1 wherein said output 
interface circuit comprises a two-port resonant link circuit. 
8. The power converter of claim 7 wherein said link 
circuit comprises a series combination of an inductor and a 
11. The power converter as recited in claim 9 wherein said 
30 resonant link circuit comprises a series combination of an 
inductor and a pair of capacitors, at least one of said pair of 
capacitors being coupled in parallel with the load. 
* * * * * 
